工程技术
Paper Review Records
全部论文审稿周期
17 篇有效样本 · 按发表日期由新到旧排列
审稿天数=录用日期-收稿日期;保留 PDF/DOI/网页源链接
Modified compact modeling of tunnel diodes and its applications in ternary logic circuits
作者Jingyi Liu; Guangchao Zhao; Philippe Coquet; Mingqiang Huang; Xingli Wang; Beng Kang Tay
作者单位Centre for Micro-&Nano-Electronics, School of Electrical and Electronic Engineering, Nanyang Technological University, 639798, Singapore; CNRS International-NTU-Thales Research Alliance (CINTRA) / IRL 3288, Nanyang Technological University, 637553, Singapore; Institut d'Electronique, de Microélectronique et de Nanotechnologie (IEMN), CNRS UMR 8520—Université de Lille, France; School of Artificial Intelligence, Wuhan University, 430072, PR China
Design of temperature resistant dual band VCO with integrated TFC circuit for studying aging affect using machine learning framework
作者Susankar Borgohain; Khrishtina Dutta; Rashmi Choudhury; Ruchira Mazumdar; Niranjan Jyoti Borah; Pranab Kishore Dutta; Mriganka Gogoi
作者单位Department of Electronics and Telecommunication Engineering, Assam Engineering College, India; North Eastern Regional Institute of Science and Technology, Assam Don Bosco University, India
Ultra-low power electronics with steep sub-threshold swing devices, ferroelectric materials, and cryogenic operation
作者Darsen D. Lu; Hao-Yu Lu; Chia-Chi Hsieh; Ting-Yin Huang; Sourav De; Yao-Jen Lee; Kuo-Hsing Kao; Meng-Hsueh Chiang; Yeong-Her Wang
作者单位Department of Electrical Engineering, National Cheng Kung University, Tainan City, Taiwan; Miin Wu School of Computing, National Cheng Kung University, Tainan City, Taiwan; College of Semiconductor Research, National Tsing Hua University, Hsinchu, Taiwan; Inst. of Pioneer Semiconductor Innovation, National Yang Ming Chiao Tung Univ., Hsinchu, Taiwan
Pt redistribution in Ni(Pt)Si layers obtained via total vs. partial reactions and its impact on specific contact resistivity
作者Sophie Guillemin; Lillà Ferreint-Roselli; Patrice Gergaud; Nicolas Bernier; Isabelle Tinti; Cédric Bomme; Nicolas Gauthier; Philippe Rodriguez
作者单位Univ. Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France
Logic and SRAM design co-optimization for A7 monolithic CFETs using backside gate contact-enabled hybrid power delivery
作者Hao He; Lijun Xu; Xiaoning Ma; Kunlong An; Yuntian Jia; Yajia Zhang; Zhiqiang Li; Jianyun Liu; He Cao; Zhenhua Wu; Qinzhi Xu
作者单位State Key Lab of Fabrication Technologies for Integrated Circuits, EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, 100029, China; School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing, 100049, China; School of Physics, Zhejiang University, Hangzhou, 310000, China
High-robustness and high-density VCMA-MRAM with energy-efficient BL-write scheme
作者Yaling Wang; Chao Wang; Jiaxin Li; Xiaoyang Xu; Hanbin Wang; Mingche Li; Weimeng Zhao; Zhongzhen Tong; Bi Wang; Zhaohao Wang
作者单位School of Integrated Circuit Science and Engineering, Beihang University, China; Hangzhou International Innovation Institute, Beihang University, China
Understanding the impact of vdW gap on the reliability of nanoscale MoS2 FETs by TCAD modeling
作者Yezhu Lv; Yehao Wu; Yury Yu. Illarionov
作者单位Laboratory of 2D Optoelectronics and Nanoelectronics (L2DON), State Key Laboratory of Quantum Functional Materials, Department of Materials Science and Engineering, Southern University of Science and Technology, Shenzhen, China
40 nm-thick Pt/(Al0.9Sc0.1)N/Pt ferroelectric capacitor stacks for logic-embedded memory on 300 mm Si with wafer-scale uniformity and process stability
作者Soshun Doko; Naoko Matsui; Toshikazu Irisawa; Koji Tsunekawa; Kazuki Okamoto; Hiroshi Funakubo
作者单位Canon ANELVA Corporation, Kawasaki, Kanagawa 215-8550, Japan; Department of Material Science and Engineering, School of Materials and Chemical Technology, Institute of Science Tokyo, Yokohama, Kanagawa 226-8501, Japan; MDX Research Center for Element Strategy, International Research Frontiers Initiative, Institute of Science Tokyo, Yokohama, Kanagawa 226-8501, Japan
LWR-driven hot carrier degradation-induced variability in CMOS devices: mechanisms and mitigation
作者Yaoting Wang; Yongyu Wu; Hai Wang; Zenan Wang; Dawei Gao; Kai Xu
作者单位College of integrated circuits, Zhejiang University, Hangzhou, Zhejiang, CO 311200, China; Zhejiang ICsprout Semiconductor Company Ltd., Hangzhou 311200, China.; ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, Zhejiang, CO 311200, China; Zhejiang Technology Innovation Center of CMOS IC Manufacturing Process and Design, Hangzhou, Zhejiang, CO 311200, China
Expert Matching · Case Demo
把投稿要求,转成可验证的期刊方案
说清专业、时限和作者背景,CrushSCI 结合真实审稿样本,给出拟题方向、期刊初筛与周期判断。