Computer Science
Review Cycle Records
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
Paper Review Records
All Paper Review Records
10 valid samples · Newest publication first
Review days = acceptance date − received date. PDF, DOI, and publisher-page sources are retained.
Optimizing Multilinear Polynomial Representations of Boolean Functions for Neural Network Synthesis
AuthorsJoshua Russell; Ignacio Gavier; Edward Rietman; Hava Siegelmann
Affiliations1. Manning College of Information and Computer Sciences, University of Massachusetts Amherst
A CNN-Based Technique to Assist Layout-to-Generator Conversion for Analog Circuits
AuthorsSungyu Jeong; Minsu Kim; Byungsub Kim
Affiliations1. Department of Electrical Engineering, Pohang University of Science and Technology; 2. Department of Semiconductor Engineering, Pohang University of Science and Technology; 3. Graduate School of Semiconductor Technology, Pohang University of Science and Technology
Optimal and Energy Efficient Imprecise Computation Task Deployment on Heterogeneous Multicore Platforms Combining DVFS and DPM
AuthorsHaotong Zhu; Lei Mo; Tamim Al-Hasan; Angeliki Kritikakou; Xiaojun Zhai; Qing Gao; Shibo He
Affiliations1. School of Automation, Southeast University; 2. School of Computer Science and Electronic Engineering, University of Essex; 3. IRISA; 4. Computer Science and Electrical Engineering, University of Rennes; 5. INRIA; 6. CNRS; 7. School of Automation Science and Electrical Engineering, Beihang University; 8. College of Control Science and Engineering, Zhejiang University
SSR: A Swapping-Sweeping-and-Rewriting Optimizer for Quantum Circuit Transformation
AuthorsYunqi Huang; Xiangzhen Zhou; Fanxu Meng; Pengcheng Zhu; Yu Luo; Zhenlong Du
Affiliations1. Nanjing Tech University; 2. University of Technology Sydney; 3. Arclight Quantum Computing Inc.; 4. Taizhou University; 5. Shaanxi Normal University
Chiplet-Escape: An Efficient Obstacle-Avoiding Escape Routing Method for Die-to-Die Interconnections in Chiplet-Based Designs
AuthorsWeiqing Ji; Mingyang Kou; Zhiyang Chen; Jianwang Zhai; NING XU; Fei Li; Hailong Yao
Affiliations1. School of Computer and Communication Engineering, University of Science and Technology Beijing; 2. Tsinghua University; 3. Beijing University of Posts and Telecommunications; 4. School of Information Engineering, Wuhan University of Technology; 5. Empyrean Technology Co., Ltd.; 6. University of Science and Technology Beijing; 7. Key Laboratory of Advanced Materials and Devices for Post-Moore Chips, Ministry of Education
A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
AuthorsWenji Fang; Jing Wang; Yao Lu; Shang Liu; Yuchao Wu; Yuzhe Ma; Zhiyao Xie
Affiliations1. ECE, The Hong Kong University of Science and Technology; 2. The Hong Kong University of Science and Technology; 3. The Hong Kong University of Science and Technology - Guangzhou Campus
Flexible Error Modeling and Analysis of SiPho JTC Accelerators for CNNs
AuthorsAaron Yen; Belal Jahannia; Russell Schwartz; Anyu Jiang; Hangbo Yang; Baibhab Chatterjee; Volker Sorger; Hamed Dalir; Puneet Gupta
Affiliations1. University of California Los Angeles; 2. University of Florida
SGAP: A Scatter-Gather Processing-in-Memory Architecture with Fixed-Point Reconfiguration for Energy-Efficient DNNs
AuthorsJihe Wang; Jiawang Cao; Feilong Qiaoyuan; Zhaoqing Wang; Jianfeng An; Danghui Wang
Affiliations1. School of Computer Science, Northwestern Polytechnical University; 2. School of Computer Science and the Engineering Research Center of Embedded System Integration, Ministry of Education, Northwestern Polytechnical University
Raised Output Corruption and Structural Attack Resilience by Encryption of Big+Little Trees in Logic Locking
AuthorsRuijie Wang; Tzu-Li Hsu; TingTing Hwang
Affiliations1. Department of Computer Science, National Tsing Hua University
X-OCTANE: eXplainable On-Chip Telemetry-based Anomaly Notification Engine for Silicon Lifecycle Management
AuthorsEduardo Ortega; Hsiao-Ping Ni; Arjun Hati; Jonti Talukdar; Woohyun Paik; Fei Su; Rita Chattopadhyay; Krishnendu Chakrabarty
Affiliations1. Electrical, Computer, and Energy Engineering, Arizona State University; 2. School of Integrated Circuits, Tsinghua University; 3. Intel Corporation
Expert Matching · Case Demo
Turn Your Submission Goalsinto a Verifiable Journal Plan
Share your field, deadline, and author profile. CrushSCI uses real review records to suggest a title direction, shortlist journals, and estimate timelines.